Article ID: 000085296 Content Type: Troubleshooting Last Reviewed: 10/01/2013

Why am I seeing incorrect output clock frequencies when simulating the Altera_PLL megafunction?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to a bug in the simulation models in the Quartus® II software through version 12.0, if you have multiple output clocks enabled in the Altera_PLL megafunction, the simulation results may show incorrect output frequencies.  This only affects the calculation of the output clock frequency in simulation, hardware is not affected.
    Resolution This issue is fixed in the Quartus II software version 12.0sp1.

    Related Products

    This article applies to 10 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Stratix® V E FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.