Article ID: 000085220 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Does any memory location gets written into in DDR3 SDRAM with ALTMEMPHY in calibration write levleing stage?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description No, in the write leveling portion of DDR3 SDRAM with ALTMEMPHY calibration algorithm, memory locations aren’t actually written to. ALTMEMPHY puts the DIMM into “write leveling mode” using the mode registers. During this time, the DRAM drives a training pattern itself onto the DQ pins in order to perform write leveling, so no memory locations are actually used during this time.

Related Products

This article applies to 5 products

Stratix® II FPGAs
Stratix® III FPGAs
Stratix® IV GT FPGA
Stratix® IV E FPGA
Stratix® IV GX FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.