Article ID: 000085017 Content Type: Troubleshooting Last Reviewed: 01/01/2015

Have the EP3SL340 device timing models changed since the release of the Quartus II software version 8.1?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Yes, since the release of Quartus ® II software version 8.1 there is an update for the LVDS block in the EP3SL340 device timing models that provides a more robust timing model for the LVDS block.

    Patch 0.45 is available to fix this problem for the Quartus II software version 8.1. Use the links below to download the patch, and then follow these steps:

     

    1. Install patch 0.45.
    2. Perform a full recompilation of the design.
    3. Verify no timing violations have occurred.
    4. Reprogram any existing devices already in the field and all future devices with the newly generated programming file.

    For more information relating to the changes to the EP3SL340 timing model, refer to the Stratix III Device Family Errata Sheet (PDF).

    For PCs, use the following link:  http://www.altera.com/patches/quartus/81/pc-quartus_ii-8.1-0.45.exe

    For Linux, use the following link: http://www.altera.com/patches/quartus/81/linux-quartus_ii-8.1-0.45.tar

    The readme file is available at the following link: http://www.altera.com/patches/quartus/81/quartus_ii-8.1-0.45-readme.txt

    Related Products

    This article applies to 1 products

    Stratix® FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.