Article ID: 000085012 Content Type: Troubleshooting Last Reviewed: 10/17/2011

Routing in Stratix V might fail due to congestion if the Fitter places I/Os in the same location

Environment

  • Quartus® II Subscription Edition
  • I O
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    Routing might fail due to congestion if different locally routed signals are used to clock input registers and output registers of I/Os placed (by the Fitter or by user location assignments) in the same location.

    Resolution

    Promote one of the failing signals to use the global or quadrant clock network.

    Related Products

    This article applies to 1 products

    Stratix® V FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.