Article ID: 000084974 Content Type: Troubleshooting Last Reviewed: 12/31/2013

What clock domain are the rx_hi_ber and rx_block_lock signals of the 10GBASE-R PHY IP synchronous to?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The rx_hi_ber and rx_block_lock signals of the 10GBASE-R PHY IP are synchronous to the phy_mgmt_clk signal.

Related Products

This article applies to 5 products

Stratix® V GS FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA
Arria® V GT FPGA
Arria® V GZ FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.