Article ID: 000084887 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why do my inferred memories have unexpected read-during write behavior when being implemented in Logic Cells?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Due to a problem in the Quartus® II software version 11.1 and later, memories that have been inferred from HDL code may have incorrect read-during-write behavior if they have been converted from RAM to logic cells. Memories may be converted if the Auto RAM to Logic Cell Conversion option is turned on.

Resolution

To avoid this problem, turn off the Auto RAM to Logic Cell Conversion option. 

Inferred RAMs may still be implemented in logic cells by setting the ramstyle synthesis attribute to logic.

For more details on the ramstyle attribute, see the chapter Quartus II Integrated Synthesis in the Quartus II Handbook.

Related Products

This article applies to 29 products

Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Stratix® III FPGAs
Arria® II GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® FPGAs
Stratix® GX FPGA
Arria® GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® FPGAs
Cyclone® III LS FPGA
Stratix® IV E FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.