Critical Issue
Description
If the RapidIO II IP core and its RapidIO link partner have
independent reference clock sources, the RapidIO II IP core declares
a scrambler synchronization error by setting bit [14] of the Port
0 Error Detect CSR at offset 0x340, around the time of the
first clock compensation sequence.
Resolution
This issue has no workaround.
This issue is fixed in version 13.1 Update 2 of the RapidIO II MegaCore function.