Article ID: 000084855 Content Type: Troubleshooting Last Reviewed: 09/02/2014

Can I safely ignore DIV_CLK critical warnings for the fPLL when used in the 66:40 gearbox ratio on Stratix V GX/GS/GT and Arria V GZ transceivers?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Yes you can safely ignore DIV_CLK critical warnings reported for the fPLL used in the 66:40 gearbox ratio on Stratix® V GX/GS/GT and Arria® V GZ transceivers. If you instantiate multiple copies of the same transceiver instance using the 66:40 gearbox, Quartus® II will merge the multiple fPLLs into a single entity if possible. When this is done, Quartus II will report this critical warning on the fPLLs that have been removed from the design.

Related Products

This article applies to 3 products

Stratix® V GX FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.