Article ID: 000084799 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Is differential high-speed transceiver logic (HSTL) supported on center and corner phase locked loops (PLL) in my StratixTM device?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Yes, differential HSTL is supported on the center and corner PLLs in Stratix devices. Quartus® II versions 3.0 SP2 and lower do not have support for this IO standard on the center and corner PLL clock input pins. The next version of Quartus II will support this feature.

Related Products

This article applies to 1 products

Stratix® FPGAs

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.