Article ID: 000084463 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why do I get the message "Error: Dedicated clock cannot feed I/O pin altclklock:i_PLL2|outclock0 in both positive and negative polarities" in the Quartus® II software version 2.0 when compiling an APEX™ II design?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The Quartus II software version 2.0 incorrectly gives this error when compiling APEX II designs and using the output clock from the phase-locked loop (PLL) to feed the DDRIO register clock ports in both positive and negative polarities. Although APEX II devices have a programmable clock inverter built into the I/O cell to accommodate this, the Quartus II software version 2.0 incorrectly prevents this action.

This problem is fixed in the Quartus II software version 2.0 SP1.

Related Products

This article applies to 1 products

Apex™ II

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.