Article ID: 000084454 Content Type: Troubleshooting Last Reviewed: 11/15/2011

Reset Synchronization Problem

Environment

  • Quartus® II Subscription Edition
  • Ethernet
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    The reset_rx_clk and reset_tx_clk signals do not synchronize to rx_clk and tx_clk.

    This issue affects variants of MAC function with 1000BASE-X/SGMII PCS and embedded PMA.

    Resolution

    No workaround.This issue is fixed in version 11.0 of the Triple-Speed Ethernet MegaCore function.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.