Article ID: 000084435 Content Type: Troubleshooting Last Reviewed: 10/05/2015

What is the latency of the Reed Solomon-II core?

Environment

    DSP
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

 The latency through the RS-II core in clock cycles can be calculated by the following formula:

L= N 6.5CHECK 8

where N the number of symbol per codeword and CHECK the number of parity symbols.

Related Products

This article applies to 25 products

Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V GX FPGA
Stratix® V GT FPGA
Intel® Arria® 10 GT FPGA
Arria® V GT FPGA
Stratix® IV GX FPGA
Arria® II GX FPGA
Intel® Arria® 10 GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Intel® Arria® 10 SX SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Intel® MAX® 10 FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.