Article ID: 000084389 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Do the PLL_[T1,T2,B1,B2]_CLKOUT0p/n pins on column I/O for Stratix IV devices support true LVDS?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Yes, PLL_[T1,T2,B1,B2]_CLKOUT0p/n pins in Stratix® IV devices support true LVDS in column I/O banks.

General purpose I/O pins located on column I/O banks support emulated LVDS as stated in I/O Features in Stratix IV Devices (PDF).

Related Products

This article applies to 1 products

Stratix® IV GX FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.