Article ID: 000084351 Content Type: Troubleshooting Last Reviewed: 09/07/2022

Is there a known issue with the mif file generated for PLL reconfiguration, for Intel® Arria® V, Cyclone® V, and Stratix® V devices?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Yes, when the Altera_PLL Megawizard is used to generate a Memory Initialization File (.mif) for Arria® V, Cyclone® V or Stratix® V devices, the generated file will contain the incorrect DATA Bandwidth field.

    Resolution

    Update the DATA bandwidth field to the correct value.  The location of the field is shown in table 7 of 661: Implementing Fractional PLL Reconfiguration with Altera PLL and Altera PLL Reconfig IP Cores. The correct bandwidth setting may be found using the PLL Reconfiguration Calculator.

    This problem will be fixed in a future version of the Quartus® II software.

    Related Products

    This article applies to 14 products

    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Stratix® V E FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V E FPGA
    Stratix® V GS FPGA
    Cyclone® V ST SoC FPGA
    Arria® V GT FPGA
    Cyclone® V GX FPGA
    Arria® V GX FPGA
    Arria® V GZ FPGA
    Cyclone® V SE SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GT FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.