Due to a problem in the Quartus® II software version 13.1 and earlier, you may see a fatal error if you connect a Stratix® III PLL clock output directly to a device output pin.
To work around this error either:
- Remove the connection.
- Use the PLL output clock to clock a DDIO output register stage that has it\'s data_h port tied to \'1\' and it\'s data_l port tied to \'0\'. This results in the clock signal propagating through the DDIO output stage but removes the direct connection to the pin.
This problem is scheduled to be fixed in a future release of the Quartus II software.