Article ID: 000084251 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Is there a way to force the Quartus® II software to implement look-up table (LUT) chains or register chains for Stratix™ devices?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description LUT chains are a type of interconnect between consecutive combinatorial logic element (LE) functions. Like other interconnects, you cannot force the software to use this routing resource. The software automatically choses this routing by fitter critical paths when timing-driven compilation (TDC) is used.

You can guide register chain usage by using a WYSIWYG LE. There are regcascin and regcascout ports on the Stratix WYSIWYG LE that you can connect together in chain fashion as needed for up to one logic array block (LAB), or 10 LEs, in length. Otherwise, logic synthesis should take advantage of this automatically.

Related Products

This article applies to 1 products

Stratix® FPGAs

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.