Article ID: 000084211 Content Type: Troubleshooting Last Reviewed: 07/07/2014

Speed Change Issue for Arria V Hard IP for PCI Express IP Core

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

The Arria V Hard IP for PCI Express IP Core may enter the LTSSM state Recovery.Rcvlock after a speed change from Gen1 to Gen2 or from Gen2 to Gen1.

Resolution

This issue is fixed in version 13.1 of the Quartus II software.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.