Description
When this option is enabled, the Quartus® II software launches the specified simulation tool using the Nativelink® integration feature after each sucessful Quartus II compilation. The simulation tool compiles the Verilog Output File (.vo) or VHDL Output File (.vho) file.
Map to libraries as needed, and compile your testbench and any other files needed for simulation before running the simulation.