Article ID: 000084127 Content Type: Troubleshooting Last Reviewed: 03/17/2023

Is reconfiguration of the VCO post-scale divider supported in the Quartus® II software?

Environment

    PLL
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Reconfiguration of the VCO post-scale divider is only supported in the Quartus® II software versions 13.0 and later via the PLL_RECONFIG Intel® FPGA IP.

 

Resolution

The address offset for the register that controls this setting is 011100. Writing a '0' sets a VCO divide value of 1. Writing a '1' sets a VCO divide value of 2.

Related Products

This article applies to 15 products

Stratix® V GX FPGA
Stratix® V E FPGA
Cyclone® V GT FPGA
Arria® V GT FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Cyclone® V E FPGA
Cyclone® V GX FPGA
Arria® V GX FPGA
Arria® V GZ FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.