Article ID: 000084025 Content Type: Product Information & Documentation Last Reviewed: 04/15/2015

How do I set edge lines and active picture line for the Clocked Video Output (CVO, CVO-II)? Are there any guidelines for valid parameter settings for the CVO?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Use the following rules for setting edge lines for the Clocked Video Output IP cores.
Resolution

F rising edge line >= Vertical blanking rising edge line

F rising edge line < Vertical blanking rising edge line (Vertical sync vertical front porch vertical back porch)

F falling edge line < active picture line.

Related Products

This article applies to 31 products

Arria® II GZ FPGA
Cyclone® IV GX FPGA
Cyclone® III FPGAs
Arria® GX FPGA
Cyclone® II FPGA
Cyclone® V ST SoC FPGA
Arria® II GX FPGA
Stratix® II FPGAs
Cyclone® IV E FPGA
Arria® V GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Arria® V GZ FPGA
Cyclone® V E FPGA
Cyclone® V GX FPGA
Arria® V GT FPGA
Cyclone® V SE SoC FPGA
Intel® Arria® 10 GX FPGA
Intel® Arria® 10 SX SoC FPGA
Intel® Arria® 10 GT FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Stratix® II GX FPGA
Stratix® V GT FPGA
Stratix® III FPGAs
Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA
Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.