Article ID: 000083919 Content Type: Troubleshooting Last Reviewed: 06/11/2013

What are the AXI transaction master IDs (12 bits) on the HPS2FPGA bridge?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

The AXI transaction master ID (12 bits) mappings on the HPS2FPGA bridge are documented below:
-----------------------------
Master Name --- ID
-----------------------------
L2M0 (MPU) --- 12'b0xxxxxxxx010
DMA --- 12'b00000xxxx001
EMAC0 --- 12'b10000xxxx001
EMAC1 --- 12'b10000xxxx010
USB0 --- 12'b100000000011
USB1 --- 12'b100000000110
NAND --- 12'b1xxxxxxxx100
ETR --- 12'b100000000000
DAP --- 12'b000000000100
SDMMC --- 12'b100000000101
-----------------------------

Resolution This information will be added to the next release of the Cyclone® V Device Handbook.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.