Description
You may get this warning message in the Quartus® II software for signals that drive the clock input of a register or the enable input of a latch if you have not created a clock constraint for this signal.
Resolution
To avoid this warning, either change your logic so this signal does not drive one of these or inputs or properly constrain the signal.