This problem affects DDR2, DDR3, and LPDDR2 products using hard memory controllers.
VHDL postfit simulation is not supported for Arria V and Cyclone V designs containing hard memory controllers. You will encounter VHDL elaboration errors due to unconnected ports.
The workaround for this issue is to use Verilog postfit simulation.
This issue will not be fixed.