Article ID: 000083659 Content Type: Error Messages Last Reviewed: 04/22/2013

Error (175020): Illegal constraint of pin to the region <location> to <location>: no valid locations in region

Environment

  • Stratix® V FPGAs
  • Stratix® V GX FPGA
  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You will encounter the following Quartus® II Fitter error with Stratix® V GX devices if you assign signals to transceiver pins without also connecting these pins to a transceiver PHY instance in your design.

     

    Error (175020): Illegal constraint of pin <pin name> to the region <location> to <location>: no valid locations in region

    Resolution

     

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.