Article ID: 000083657 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why does my Qsys project create different HDL output on each generate run?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

An issue has been identified with the Qsys generation and project management algorithm that results in non-deterministic code generation. The HDL is valid in each generation run, however the order of the instances can vary from run to run. This issue has been seen in all versions of Qsys 11.0 and 11.1 (with and without service packs).

Resolution

This issue shall be resolved in version 12.0 of Qsys.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.