Article ID: 000083574 Content Type: Troubleshooting Last Reviewed: 07/02/2014

Failed to read register CIOCONTROL on device CT_1_3

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in SoCEDS version 13.1, this error may be seen in ARM® DS-5 Altera Edition from when targeting Cyclone® V SoC single core devices. 

    Resolution

    This problem is resolved beggining with SoC EDS, 14.0 which has extended the support for Cyclone V SoC single core devices in DS-5.

    Related Products

    This article applies to 4 products

    Cyclone® V FPGAs and SoC FPGAs
    Cyclone® V SE SoC FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SX SoC FPGA

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.