Article ID: 000083562 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Should I use the option "Generate power-of-2 data bus widths for Qsys or SOPC Builder" in DDR2 or DDR3 SDRAM Controller with UniPHY?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

If you are using the DDR2 or DDR3 SDRAM Controller with UniPHY, select this option if the width of the SDRAM data bus is a power of 2 or if the data width is not a power of 2 and you do not intend to use the full data bus.

Selecting this option rounds down the width of the data bus. For example if you select a data width of 72 bits and the controller is set to half rate, the Avalon-MM data width will be truncated to 256. This will prevent you from using the top 32 data bits.

If you wish to use the full width of your memory, do not check the Generate power-of-2 data bus widths for Qsys or SOPC Builder option.

Related Products

This article applies to 11 products

Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Arria® V GX FPGA
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Stratix® III FPGAs
Stratix® V GX FPGA
Stratix® V GT FPGA
Cyclone® V GX FPGA
Stratix® V GS FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.