Article ID: 000083375 Content Type: Troubleshooting Last Reviewed: 02/13/2006

Can I hold write clock of an LPM_RAM_DP high after the data has been clocked in on the positive edge of wrclk?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description No. A write request requires both the positive edge and negative edges of the clock in order to complete. Therefore, if the write clock is held high after a positive edge, the data that was registered on the positive edge of the clock will not be written into the embedded array block (EAB) or the embedded system block (ESB) until a falling edge appears on the write clock.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.