Article ID: 000083323 Content Type: Troubleshooting Last Reviewed: 06/17/2025

Are Cadence* Xcelium* simulation scripts created when a 100G Interlaken IP example design is generated for the Arria® 10 FPGA devices?

Environment

    Intel® Quartus® Prime Pro Edition
    Interlaken - 100G for 28nm and 20nm devices (PRIMARY) IP-ILKN/100G
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

No, Cadence* Xcelium* simulation scripts are not generated for a 100G Interlaken IP example design targeting Arria® 10 FPGA devices. Scripts are generated to simulate the 100G Interlaken example design testbench in Modelsim*, NCSim*, and VCS* when targeting an Arria® 10 FPGA device.

Resolution

There is no resolution to this problem.

Related Products

This article applies to 1 products

Intel® Arria® 10 FPGAs and SoC FPGAs

1