Article ID: 000083312 Content Type: Troubleshooting Last Reviewed: 11/17/2011

Qsys-Generated IP Compiler for PCI Express May Send Deassert_INTA Message While Interrupt is Still Asserted

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

When legacy interrupts are enabled, the IP Compiler for PCI Express can transmit a Deassert_INTA message while the interrupt is still asserted.

This issue affects all IP Compiler for PCI Express Avalon-MM variations generated with Qsys that target an Arria II GX, Cyclone IV GX, or Stratix IV GX device.

Resolution

To avoid this issue, upgrade to version 11.1 of the IP Compiler for PCI Express.

This issue is fixed in version 11.1 of the IP Compiler for PCI Express.

Related Products

This article applies to 4 products

Arria® II FPGAs
Stratix® IV FPGAs
Cyclone® IV FPGAs
Arria® II GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.