Article ID: 000083128 Content Type: Product Information & Documentation Last Reviewed: 05/27/2015

How can I find an explanation for the SYNOPT_FULL_SKEW, RST_CNTR, and CREATE_TX_SKEW parameters in the Low Latency 40- and 100-Gbps Ethernet IP core simulation test bench?

Environment

  • Intel® Arria® 10 GT FPGA
  • Intel® Arria® 10 GX FPGA
  • Intel® Arria® 10 SX SoC FPGA
  • Stratix® V GS FPGA
  • Stratix® V GT FPGA
  • Stratix® V GX FPGA
  • Quartus® II Subscription Edition
  • Ethernet
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    The following simulation parameters in the Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore® function test bench file are not explained in the user guide.  Please refer to the following definitions:

    SYNOPT_FULL_SKEW - Support full skew tolerance according to IEEE spec. In the example testbench this is turned off to speed up the initialization time

    RST_CNTR - controls the reset delays for the PMA reset process. It's set to 6 in simulation to speed up initialization. Ignore this parameter for synthesis and leave at the default value.

    CREATE_TX_SKEW - Lane to lane skew in simulation.

    It’s important that user should not modify these parameters, otherwise simulation could fail. These parameters are subject to removal in future Quartus® II releases.

    Resolution These definitions are not scheduled to be added to the documentation.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.