Article ID: 000083058 Content Type: Troubleshooting Last Reviewed: 06/18/2012

Arria V and Cyclone V Soft Controllers May Not Meet Frequency Targets if CSR or ECC Enabled

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    This problem affects DDR2, DDR3, and LPDDR2 products.

    The Arria V and Cyclone V soft controllers may not be capable of reaching the frequency targets calculated by the External Memory Interface Spec Estimator if you have turned on the Enable Configuration and Status Register Interface or Enable Error Detection and Correction options on the Controller Settings tab in the parameter editor.

    Resolution

    The workaround for this issue is to ensure that the Enable Configuration and Status Register Interface and Enable Error Detection and Correction options are not turned on.

    This issue will be fixed in a future version.

    Related Products

    This article applies to 1 products

    Arria® V FPGAs and SoC FPGAs