Description
Due to a problem with Intel® Quartus® Prime Standard software version 17.1, you may observe the above error if you are using Intel® FPGA SDI II IP with dynamic TX PLL switching enabled in Intel® Arria® V devices.
Resolution
There is no workaround for this problem. This problem will be fixed in a future version of the Quartus Prime Standard software.