Article ID: 000082925 Content Type: Troubleshooting Last Reviewed: 08/22/2012

Certain Cyclone V Device Pins Unavailable for Bidirectional I/Os in Soft Memory Interfaces

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

This problem affects DDR2 and DDR3 products.

The following Cyclone V device pins cannot be used for bidirectional I/Os, including DQ/DQS signals, for soft memory interfaces:

For 5CGXBC9 and 5CGXFC9 devices:
  • AE15 and AE16 for 672 FBGA packages
  • AG19 and AG18 for 896 FBGA packages
  • AL23 and AK23 for 1152 FBGA packages
For 5CGXBC7 and 5CGXFC devices:
  • AA18 and Y18 for 672 FBGA packages
  • AG21 and AF20 for 896 packages
Resolution

There is no workaround for this issue.

This issue will be fixed in a future version.

Related Products

This article applies to 1 products

Cyclone® V FPGAs and SoC FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.