Article ID: 000082375 Content Type: Troubleshooting Last Reviewed: 08/09/2018

Why can't I read from the transceiver reconfiguration bus of my Intel® Stratix® 10 Low Latency 100Gbps Ethernet IP core in simulation?

Environment

  • Intel® Quartus® Prime Pro Edition
  • Low Latency 100G Ethernet Intel® FPGA IP for Arria® 10 and Stratix® V
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    In order to read from the transceiver reconfiguration bus of the Intel® Stratix® 10 Low Latency 100Gbps Ethernet Intel® FPGA IP core in simulation, check the "Enable ADME" dialog box in the IP core GUI. 

    Resolution

    There is no workaround for this issue. 

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.