Article ID: 000082351 Content Type: Error Messages Last Reviewed: 09/11/2012

Error (169032): I/O bank QL<n> contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank

Environment

  • Cyclone® IV FPGAs
  • Cyclone® IV GX FPGA
  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    You may encounter the following Quartus® II Fitter error for Cyclone IV GX device transceiver input pins using LVDS I/O standard.

    "Error (169032): I/O bank QL<n> contains input or bidirectional pins with I/O standards that
    make it impossible to choose a legal VCCIO value for the bank"

    It is a Quartus II known issue and will be fixed in future Quartus II release.

    Resolution Assign 1.5V PCML I/O standard to Cyclone IV GX transceiver input pins.

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.