Article ID: 000082003 Content Type: Troubleshooting Last Reviewed: 10/01/2013

Stratix IV Pin Connection Guidelines: Known Issues

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Issue 137246: Version 1.8

If the JTAG connections are not used, user should connect the TDI pin to VCCPD via a 1-k. resistor, connect TMS to VCCPD via a 1-k. resistor, tie the TRST pin to GND, and leave TDO unconnected. 

 

 

 

Resolution

 

Related Products

This article applies to 3 products

Stratix® IV E FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.