Article ID: 000081974 Content Type: Error Messages Last Reviewed: 11/15/2015

Error: (vsim-3058) The width (1) of Verilog port 'scaninb' does not match the array length (8) of its VHDL connection

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

You may see this error if you generate Altera® Multiply Adder in Quartus® II v13.0. 

Resolution

This issue has been fixed in Quartus II software version 14.0 and later.

Related Products

This article applies to 1 products

Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.