Description
The SCANCLK port of the PLLs, which is used to shift in counter and delay element settings, can be clocked up to 25 MHz. After all the scan registers are loaded, the Stratix™ PLL will update to new settings and relock within 20 ms.
Environment
PLL
BUILT IN - ARTICLE INTRO SECOND COMPONENT