Article ID: 000081342 Content Type: Product Information & Documentation Last Reviewed: 02/13/2006

How can I implement multipliers larger than 36 bits in Stratix™ device digital signal processing (DSP) blocks?

Environment

  • DSP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Multipliers with widths greater than 36-bits must be implemented using more than one DSP block. You must specify the width using the LPM_MULT megafunction and the Quartus® II software will automatically make the appropriate connections between the DSP

    Related Products

    This article applies to 1 products

    Stratix® FPGAs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.