Article ID: 000081167 Content Type: Troubleshooting Last Reviewed: 10/16/2012

What value should I use for the last 8 bits of a Partial Reconfiguration (PR) bitstream when the configuration data consists of an odd number of bytes?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

PR uses the Fast Passive Parallel (FPP) x16 configuration scheme.

If your PR configuration data consists of an odd number of bytes then you need to specify the remaining 8 bits to make up the final 16 bit word.

The configuration controller will stop processing the data after the final 8 bits of actual configuration data is read in, therefore any value can be used for the remaining 8 bits.

A commonly used value is 0xFF.

Related Products

This article applies to 4 products

Stratix® V E FPGA
Stratix® V GS FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.