Article ID: 000081048 Content Type: Troubleshooting Last Reviewed: 10/09/2013

Why do I see long simulation times when simulating UniPHY-based controllers in skip calibration mode?

Environment

    Quartus® II Subscription Edition
    Simulation
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When simulating a UniPHY-based controller in skip calibration mode, you may find that the simulation takes longer than expected. Usually with skip calibration mode, the calibration is substantially shorter because the debug portion of the sequencer code is removed. That is not the case when the EMIF On-Chip Debug Toolkit is enabled. With this option enabled, it is implied that you want to access the debug information so the debug portion of the sequencer code is not removed.

Resolution To speed up the simulation, disable the EMIF On-Chip Debug Toolkit in the Diagnostics tab of the UniPHY-based controller MegaWizard™ GUI.

Related Products

This article applies to 20 products

Cyclone® V SE SoC FPGA
Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.