Article ID: 000081027 Content Type: Troubleshooting Last Reviewed: 12/10/2012

Why does the Fitter report under the GXB Receiver Channel show the incorrect input clock frequency for the IP Compiler for PCI Express in Qsys?

Environment

    Quartus® II Subscription Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description Due to a problem in the Quartus II software version 11.1 and later, PCIe IP generated in Qsys may show the input clock frequency as 100 MHz even though you have selected 125 MHz in the 'reference clock frequency' field.
Resolution

To work around this problem. follow the steps below:

  1. Open the Qsys-generated *altgx_internal*.v file in a text editor and delete the following line:
    // Retrieval info: PRIVATE: LOCKDOWN_EXCL STRING "PCIE".
  2. Open the *altgx_internal* megafunction using the MegaWizard™ Plug-in Manager
  3. Change the input frequency to 125 MHz, then click Finish.
  4. Recompile your design in the Quartus II software.

This problem is scheduled to be fixed in a future release of the Quartus II software.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.