Article ID: 000081008 Content Type: Troubleshooting Last Reviewed: 03/07/2023

Why are IBIS models not generated for the PCI IO standard by the Intel® Quartus® II design software when the current strength is set to a minimum?

Environment

    PCI
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

IBIS models are not generated for the PCI I/O standard in Quartus® II if a minimum current strength assignment has been applied, as the PCI I/O standards do not support current strength control.

A warning of the form given below will be observed during IBIS file generation if a minimum current strength assignment has been made:

Warning: IBIS model for pin "pci_<pin name>" at package pin <pin location> is not available

 

 

 

 

 

 

Resolution

To work around this issue, remove any current strength assignments made to PCI I/O standard pins and re-compile the design.

Related Products

This article applies to 22 products

Cyclone® IV GX FPGA
Cyclone® II FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® II GZ FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Stratix® IV GT FPGA
MAX® II CPLDs
MAX® II Z CPLD
HardCopy™ IV E ASIC Devices
Arria® GX FPGA
HardCopy™ III ASIC Devices
Cyclone® III LS FPGA
HardCopy™ IV GX ASIC Devices
Stratix® IV E FPGA
Cyclone® III FPGAs
Cyclone® IV E FPGA
Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.