Article ID: 000081005 Content Type: Troubleshooting Last Reviewed: 08/27/2013

Can I simulate the behavior of DPA PLL calibration for the ALTLVDS_RX megafunction in ModelSim-Altera?

Environment

    PLL
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

No, you cannot simulate DPA PLL calibration for the ALTLVDS_RX megafunction in ModelSim-Altera.  The simulation models do not include the DPA PLL calibration procedure.

In the ALTLVDS_RX megafunction, during DPA PLL calibration, the DPA lock circuitry monitors data transitions on the parallel side. It counts 256 transitions, then phase steps all of the PLL outputs by 90 degrees. It then counts another 256 transitions. After that, the PLL outputs are phase stepped back to their initial position, and it counts another 256 transitions. After that process, the DPA lock signal asserts. This behavior is not modelled in simulation, the DPA lock signal asserts shortly after the PLL lock asserts.

Related Products

This article applies to 1 products

Intel® Programmable Devices

1