Article ID: 000080861 Content Type: Troubleshooting Last Reviewed: 01/23/2020

Why the ECC error flag incorrectly asserted in the Triple-Speed Ethernet Intel® FPGA IP?

Environment

    Intel® Quartus® Prime Standard Edition
    Intel® Quartus® Prime Pro Edition
BUILT IN - ARTICLE INTRO SECOND COMPONENT

Critical Issue

Description

Due to a problem in the Intel® Quartus® Prime Software version 18.1 and earlier, the mac_eccstatus signal of the the Triple-Speed Ethernet Intel® FPGA IP core incorrectly flags both correctable and uncorrectable errors when the ECC protection feature is enabled.

Resolution

No work around to this problem exists.

This problem has been fixed in the Intel® Quartus® Prime Software version 19.1 or later.

Related Products

This article applies to 3 products

Intel® Arria® 10 FPGAs and SoC FPGAs
Arria® V GZ FPGA
Stratix® V FPGAs

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.