Article ID: 000080807 Content Type: Error Messages Last Reviewed: 10/16/2018

Warning (287001): Assertion warning: Ignored FILE parameter -- the Max II/ MAX V device family (for LE implementation) does not support RAM initialization

Environment

  • Intel® Quartus® Prime Standard Edition
  • RAM 1-PORT Intel® FPGA IP
  • All

    BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Intel® Quartus® Prime Standard Edition software version 18.0 and earlier, the RAM: 1-PORT IP allows you to specify memory initialization file during IP generation. This is not supported for Max® II and Max® V CPLDs. You will see this warning message during synthesis if you have specified the memory initialization file to a RAM: 1-PORT IP. You will also see a different simulation result for RTL vs Gate Level simulation where RTL simulation is incorrect.

    Resolution

    To work around this problem,  select “No, leave it blank” in the Mem Init tab

    This problem is fixed beginning with the Intel Quartus Prime Standard Edition software version 18.1

    Related Products

    This article applies to 2 products

    MAX® V CPLDs
    MAX® II CPLDs

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.