Article ID: 000080744 Content Type: Product Information & Documentation Last Reviewed: 10/07/2015

How many outstanding read request can Stratix V Hard IP for PCI Express with Avalon-MM interface (bridge) handle ?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Stratix® V Hard IP for PCI Express® with Avalon-MM interface (bridge) supports up to 8 outstanding reads from Avalon-MM interface. After 8 reads are accepted by the bridge and before any completion data has returned, the TxsWaitRequest signal will be asserted to block additional reads. Additional reads can be accepted by the bridge only after previous reads has been completed.

Related Products

This article applies to 4 products

Stratix® V FPGAs
Stratix® V GT FPGA
Stratix® V GS FPGA
Stratix® V GX FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.