Article ID: 000080569 Content Type: Troubleshooting Last Reviewed: 02/13/2014

Can the address pins be swapped on my DDR2 or DDR3 UniPHY controller?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description No, the address (mem_a) and bank address (mem_ba) signals are used for programming the mode registers in the DDR2 or DDR3 memory device during initialization. Swapping around the address pins would result in an incorrect setting to the mode registers in the memory device.

Related Products

This article applies to 20 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Arria® II GZ FPGA
Stratix® III FPGAs
Stratix® IV GX FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® IV E FPGA
Cyclone® V SE SoC FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.