Article ID: 000080182 Content Type: Error Messages Last Reviewed: 08/03/2023

Warning (332009): The launch and latch times for the relationship between source clock: and destination clock: are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.

Environment

    Intel® Quartus® Prime Design Software
BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

When you compile a UniPHY-based DDR3 SDRAM controller, you may get the above warning between pll_ref_clk and pll_afi_clk/pll_write_clk.

This warning is due to a non-integer ratio between the PLL reference clock frequency and the operating frequency, which forces the launch and latch edge times beyond the allowed range of time values.

Resolution

The warning can be safely ignored. If you want to avoid the warning, you can try one of these two workarounds.

Workaround 1: Add a “set_false_path” constraint between pll_ref_clk and pll_afi_clk/pll_write_clk because there is no timing path between pll_ref_clk and the PLL output clocks.

Workaround 2: Change the frequency of the PLL reference clock to get an integer ratio between the PLL reference clock frequency and the operating frequency.

Related Products

This article applies to 16 products

Cyclone® V GX FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA
Arria® V GX FPGA
Cyclone® V GT FPGA
Arria® V GT FPGA
Arria® V GZ FPGA
Cyclone® V E FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Stratix® V FPGAs
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA
Stratix® V E FPGA
Stratix® V GS FPGA

1

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.